HOME
PARTNERS
CONTACT
Electronics and Communication Engineering
Digital Electronics Lab
Experiments
Aim
Theory
Pretest
Procedure
Simulation
Posttest
References
Feedback
Aim
Theory
Pretest
Procedure
Simulation
Posttest
References
Feedback
Implementation of JK Flip-Flop
1.What does the half circle on the clock input of a J-K flip-flop mean:
a: Level enabled
b: Level triggered
c: negative edge triggered
d: Positive edge triggered
2.How is a J-K flip-flop made to toggle?
a: J = 0, K = 0
b: J = 1, K = 0
c: J = 0, K = 1
d: J = 1, K = 1
Submit Quiz